

# Photodiode with Low Dark Current Built in Silicon-on-Insulator by Electrostatic Doping

J. Liu<sup>1</sup>

<sup>1</sup>State key lab of ASIC and System,  
School of Information Science and  
Engineering, Fudan University  
Shanghai, China  
[18110720016@fudan.edu.cn](mailto:18110720016@fudan.edu.cn)

XY. Cao<sup>1</sup>

<sup>1</sup>State key lab of ASIC and System,  
School of Information Science and  
Engineering, Fudan University  
Shanghai, China  
[1391597693@qq.com](mailto:1391597693@qq.com)

A. Zaslavsky<sup>2</sup>

<sup>2</sup>Department of Physics and School of  
Engineering, Brown University  
Providence, USA  
[alexander\\_zaslavsky@brown.edu](mailto:alexander_zaslavsky@brown.edu)

S. Cristoloveanu<sup>3</sup>

<sup>3</sup>IMEP-LAHC, INP-Grenoble/Minattec  
Grenoble, France  
[sorin@minattec.grenoble-inp.fr](mailto:sorin@minattec.grenoble-inp.fr)

J. Wan<sup>1\*</sup>

<sup>1</sup>State key lab of ASIC and System,  
School of Information Science and  
Engineering, Fudan University  
Shanghai, China  
[jingwan@fudan.edu.cn](mailto:jingwan@fudan.edu.cn)

**Abstract**—In this work, we demonstrate experimentally a novel photodiode built in the silicon-on-insulator (SOI) substrate. Compared to conventional photodiode, where the p-n junction is formed by diffusion or ion implantation, the p-n junction in our work is formed by electrostatic doping induced by top and bottom gates. The fabricated device used for photodetection at  $\lambda = 520$  nm, shows a dark current 3 decades lower than a conventional photodiode. Furthermore, the device can be switched between photodiode mode with low reverse current and resistor mode with much higher current. This unique property can be exploited in the operation of a photodetector array.

**Keywords**- silicon-on-insulator; photodetector; ultraviolet; electrostatic doping

## I. INTRODUCTION

Silicon-on-insulator (SOI) devices have attracted much research interest due to low leakage current, low parasitic capacitance and radiation hardness [1-5]. Compared to bulk Si, SOI-based integrated circuits (ICs) show better performance in low-power, radio frequency and memory applications [6-13]. Further, SOI-based photodiodes are promising for electronic and photonic integrated circuits (EPICs) and optical communication systems, due to their high speed and low power consumption [4, 14-21]. Even in specific application areas like aerospace, SOI devices are more popular and widely used owing to its excellent radiation resistance[22]. In SOI devices, conventional ion implantation typically used to form the photodiode p-n junction is challenging because the top thin Si layer can be severely damaged, degrading the photodiode performance in some aspects.

Previously, we have demonstrated a photodetector with a field-induced diode in the SOI substrate and obtained high responsivity [23]. In which backgate voltage( $V_{BG}$ ) is employed to induce the junction in the substrate without the need of ion implantation. Besides, the field-induced doping junction technology can be also used for light emitting[24]. In this work, a photodiode is formed in the top Si layer by electrostatic doping from the gate voltage biasing, instead of implantation. The operation principle of the device is similar to that in Hocus-Pocus diode [25], where the top and bottom gates can induce different doping levels in the channel. In our device, the source and drain doping are also removed and replaced by Schottky contacts. With appropriate gate biasing, our fabricated devices behave like standard p-n diodes with

fairly low reverse current and a photo-response similar to a conventional doped photodiode. Without need for ion implantation and the following high-temperature annealing process, the electrostatically doped photodiode is advantageous in terms of lower damage to the Si layer, more flexible, lower production cost, and compatibility with novel two-dimensional (2D) and polymer semiconductors that are difficult to dope physically. Furthermore, the electrostatically doped diode can transform into a resistor with relatively low resistance by changing the gate biasing, is an important feature useful for achieving random access in a photodiode array.

## II. DEVICE STRUCTURE AND FABRICATION




Fig. 1. (a) Schematic view and simplified fabrication process flow of the device. (b) Top-down optical view of the fabricated device.

The device is fabricated on the SOI platform with 100 nm top Si layer and 145 nm buried oxide (BOX). Figure 1(a) shows schematically the device structure and a simplified process flow. First, mesa isolation is achieved by photolithography and wet etching in diluted tetramethylammonium hydroxide (TMAH). The source/drain regions are then formed by depositing a 10 nm Cr/80nm Au metal stack using thermal evaporation to form the Schottky contacts to the undoped Si channel. Thereafter, a 30 nm  $Al_2O_3$  layer is deposited as the gate oxide via atomic layer deposition (ALD) system. The gate electrode is formed by lithography followed by metal deposition and lift-off. The 3 μm long gate

overlaps the source and leaves a 6  $\mu\text{m}$  gap between drain and gate, see Fig. 1(a). Throughout the whole fabrication process, there is no ion implantation involved as in a conventional manufacturing process.

Figure 1(b) shows the top-down view of the fabricated device under an optical microscope. The device has interdigitated source/drain electrodes with 16 fingers on top of a  $200 \times 200 \mu\text{m}$  active region. The stripes of gate fully cover the source electrodes in order to simplify the fabrication.

### III. ELECTRICAL CHARACTERIZATION






Fig. 2. (a)  $I_D$ - $V_D$  characteristics of the fabricated device vs. top gate bias  $V_G$  at  $V_{BG} = -2$  V. Schematic view of device operated as (b) a resistor and (c) a p-n junction diode.

The  $I_D$ - $V_D$  characteristics are measured under a constant  $V_{BG} = -2$  V as a function to top gate bias  $V_G$ , see Fig. 2(a). For  $V_{BG} = -2$  V and  $V_G = -4$  V, the entire channel is electrostatically doped p-type due to the negative top and bottom gate biasing. Since the Cr/Au electrode has a

workfunction close to Si valence band, the device behaves as a resistor with almost symmetrical  $I_D$ - $V_D$  characteristics, as illustrated in Fig. 2(b). However, as  $V_G$  is increased to 4 V, the device turns into a conventional p-n diode with  $\sim 10^8$  rectification between the forward and reverse current. The positive  $V_G$  induces n-doped region under the front gate and forms a p-n junction with the region uncovered by the front gate, see Fig. 2(c).

The reverse current at  $V_D < 0$  is significantly reduced from 1 mA to around 1 pA at  $V_D = -1$  V. This corresponds to a dark current density of  $2.5 \text{ nA/cm}^2$ , which is 3 decades lower than that reported in ion-implanted SOI photodiodes [26]. We attribute the lower dark current to the undamaged Si layer that does not see ion implantation in our device.






Fig. 3. (a)  $I_D$ - $V_D$  characteristics of the fabricated device vs. backgate bias  $V_{BG}$  at  $V_G = 4$  V. Schematic view of device when (b)  $V_{BG} = -20$  V and (c)  $V_{BG} = 20$  V.

Besides, we investigate the output characteristics of this device at a fixed  $V_G = 4$  V under various backgate voltages.  $V_{BG}$  is biased at -20 V, -2 V, and 20 V with a constant  $V_G = 4$

V, as shown in Fig. 3(a). When  $V_{BG}$  is negatively biased as low as  $-20$  V, the channel is induced into p-type. Though  $V_G = 4$  V is applied on front gate, the channel under the front gate is still converted to p-type due to the much lower  $V_{BG}$ , schematically shown in Fig. 3(b). Thus, the device behaves as a resistor under this bias. On the other hand, as  $V_{BG} = 20$  V is applied, the whole channel is electrostatically doped to n-type, see Fig. 3(c). As a consequence, the device also produces nearly symmetrical output curve without significant rectification behavior, as shown in Fig. 3(a). We notice that the drain current under  $V_{BG} = -20$  V is much higher than that under  $V_{BG} = 20$  V. This is due to that the workfunction of Cr/Au in source/drain is close to the Si valence band, and thus it has lower contact resistance with the hole channel than that with the electron channel. Only a moderate  $V_{BG} = 4$  V is able to electrostatically form the p-n diode in the channel.




Fig. 4. (a)  $I_D$ - $V_D$  characteristics of the device under  $\lambda = 520$  nm light as a function of intensity up to  $1000 \mu\text{W}/\text{cm}^2$ . (b) The relation between photocurrent and light intensity under the light with  $520$  nm wavelength when  $V_D = -1$  V.

The extremely low dark current of the electrostatically doped p-n diode in SOI is very attractive for photodetection, as it improves the signal/noise ratio and detectivity of the photodiode. Figure 4(a) shows the same device measured under various illumination intensities with a light of  $520$  nm wavelength. The reverse current clearly increases with higher illumination intensity. As in a conventional photodiode, the open-circuit voltage ( $V_D$  when  $I_D = 0$ ) shifts towards positive  $V_D$  values in proportion to the light intensity. Due to the low dark current, the photocurrent is almost 10 times higher than

the dark current even with light intensity down to  $10 \mu\text{W}/\text{cm}^2$ , indicating an excellent signal/noise ratio.

In Fig. 4(b), we explore the change of photocurrent under a fixed reverse bias of  $V_D = -1$  V. As the light intensity increases from  $0$  to  $1000 \mu\text{W}/\text{cm}^2$  with a step of  $100 \mu\text{W}/\text{cm}^2$ , the photocurrent increases to almost  $1.8$  nA with very good linearity. The responsivity of the device extracted from the slope in Fig. 4(b) reaches  $8.5$  mA/W, equivalent to a quantum efficiency of  $2.1\%$ . This fairly low responsivity is mainly due to the thin top Si layer of SOI, which absorbs light weakly. However, the responsivity increases to  $27.2$  mA/W under  $\lambda = 300$  nm illumination corresponding to a quantum efficiency of  $11.2\%$ , thanks to better absorption of shorter wavelengths in the top Si layer. This property might be attractive for ultraviolet (UV)-selective detection.

#### IV. CONCLUSION

A novel p-n diode has been demonstrated in SOI, in which the p and n regions are formed by electrostatic doping via the top and bottom gate biasing. Due to the absence of implantation damage, the device shows extremely low reverse-bias dark current down to  $2.5$  nA/cm<sup>2</sup>. It has been used for photodetection and shows good signal/noise ratio. Besides, the device can be switched between resistor and diode modes. The flexibility is very useful in the photodetection array, in which a specific cell can be selected by the top gate.

#### ACKNOWLEDGMENT

The work at Fudan University is Sponsored by the Shanghai Rising-Star Program (19QA1401100).

#### REFERENCES

- [1] R. Carter *et al.*, "22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications," in *2016 IEEE International Electron Devices Meeting (IEDM)*, 2016, pp. 2.2.1-2.2.4.
- [2] C. Diaz Llorente *et al.*, "New insights on SOI Tunnel FETs with low-temperature process flow for CoolCube™ integration," *Solid-State Electronics*, vol. 144, pp. 78-85, 2018.
- [3] S. Narasimha *et al.*, "22nm High-performance SOI technology featuring dual-embedded stressors, Epi-Plate High-K deep-trench embedded DRAM and self-aligned Via 15LM BEOL," in *2012 International Electron Devices Meeting (IEDM)*, 2012, pp. 3.3.1-3.3.4.
- [4] C. Fenouillet-Beranger *et al.*, "Hybrid FDSOI/bulk High-k/metal gate platform for low power (LP) multimedia technology," in *2009 IEEE International Electron Devices Meeting (IEDM)*, 2009, pp. 1-4.
- [5] J. Wan, C. L. Royer, A. Zaslavsky, and S. Cristoloveanu, "A systematic study of the sharp-switching Z2-FET device: From mechanism to modeling and compact memory applications," *Solid-State Electronics*, vol. 90, pp. 2-11, 2013.
- [6] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, "Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling," *Solid-State Electronics*, vol. 65-66, pp. 226-233, 2011.
- [7] V. P. Hu, P. Chiu, A. B. Sachid, and C. Hu, "Negative capacitance enables FinFET and FDSOI scaling to 2 nm node," in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 23.1.1-23.1.4.
- [8] M. S. Parihar *et al.*, "Insight into carrier lifetime impact on band-modulation devices," (in English), *Solid-State Electronics*, vol. 143, pp. 41-48, 2018.
- [9] P. Fonteneau, Y. Solaro, D. Marin-Cudraz, C. Legrand, and C. Fenouillet-Beranger, "Innovative high-density ESD protection device in state of the art UTBB FDSOI technologies," in *2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)*, 2015, pp. 1-7.
- [10] H. El Dirani *et al.*, "Ultra-low power 1T-DRAM in FDSOI technology," *Microelectronic Engineering*, vol. 178, pp. 245-249, 2017.
- [11] J. Wan, C. L. Royer, A. Zaslavsky, and S. Cristoloveanu, "A Compact Capacitor-Less High-Speed DRAM Using Field Effect-Controlled

- Charge Regeneration," *IEEE Electron Device Letters*, vol. 33, no. 2, pp. 179-181, 2012.
- [12] S. Joe, H. Kang, N. Choi, M. Kang, B. Park, and J. Lee, "Diode-Type NAND Flash Memory Cell String Having Super-Steep Switching Slope Based on Positive Feedback," *IEEE Transactions on Electron Devices*, vol. 63, no. 4, pp. 1533-1538, 2016.
- [13] N. Choi, H.-J. Kang, S. Chung, S.-H. Bae, B.-G. Park, and J. Lee, *First demonstration of diode-type 3-D NAND flash memory string having super-steep switching slope*. 2017, pp. T204-T205.
- [14] L. Kadura *et al.*, "Extending the functionality of FDSOI N- and P-FETs to light sensing," in *2016 IEEE International Electron Devices Meeting (IEDM)*, 2016, pp. 32.6.1-32.6.4.
- [15] M. S. Dahlem *et al.*, "Electronic-photonic integrated circuits in silicon-on-insulator platforms," in *2011 XXXth URSI General Assembly and Scientific Symposium*, 2011, pp. 1-1.
- [16] A. H. Atabaki *et al.*, "Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip," *Nature*, vol. 556, no. 7701, pp. 349-354, 2018.
- [17] M. A. Marwick and A. G. Andreou, "A UV Photodetector with Internal Gain Fabricated in Silicon on Sapphire CMOS," in *SENSORS, 2007 IEEE*, 2007, pp. 535-538.
- [18] J. N. Deng *et al.*, "Interface Coupled Photodetector (ICPD) With High Photoresponsivity Based on Silicon-on-Insulator Substrate (SOI)," (in English), *Ieee Journal of the Electron Devices Society*, vol. 6, no. 1, pp. 557-564, 2018.
- [19] C. Navarro *et al.*, "Z(2)-FET as Capacitor-Less eDRAM Cell For High-Density Integration," (in English), *Ieee Transactions on Electron Devices*, vol. 64, no. 12, pp. 4904-4909, 2017.
- [20] D. A. B. Miller, "Device Requirements for Optical Interconnects to Silicon Chips," *Proceedings of the IEEE*, vol. 97, no. 7, pp. 1166-1185, 2009.
- [21] L. Grenouillet *et al.*, "Smart co-integration of light sensitive layers with FDSOI transistors for More than Moore applications," in *2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, 2014, pp. 1-2.
- [22] M. Mansoor, I. Haneef, S. Akhtar, M. A. Rafiq, S. Z. Ali, and F. Udrea, "SOI CMOS multi-sensors MEMS chip for aerospace applications," in *SENSORS, 2014 IEEE*, 2014, pp. 1204-1207.
- [23] X. Cao *et al.*, "An SOI Photodetector With Field-Induced Embedded Diode Showing High Responsivity and Tunable Response Spectrum by Backgate," *IEEE Transactions on Electron Devices*, vol. 65, no. 12, pp. 5412-5418, 2018.
- [24] K. Xu, "Monolithically integrated Si gate-controlled light-emitting device: science and properties," *Journal of Optics*, vol. 20, no. 2, p. 024014, 2018/01/17 2018.
- [25] S. Cristoloveanu, K. H. Lee, and M. Bawedin, "A reconfigurable silicon-on-insulator diode with tunable electrostatic doping," *Journal of Applied Physics*, vol. 122, no. 8, p. 084502, 2017/08/28 2017.
- [26] G. Li, K. Maekita, H. Mitsuno, T. Maruyama, and K. Iiyama, "Over 10 GHz lateral silicon photodetector fabricated on silicon-on-insulator substrate by CMOS-compatible process," *Japanese Journal of Applied Physics*, vol. 54, no. 4S, 2015.